Toggle Menu


Vol.1 No.1: January 2015

Cover Page

Index
SNo Title Author Name Page No
1 An Energy Efficient Design Using CSAT Approach on Ultra Scale FPGA Tanesh Kumar, Mohamed Hashim Minver, Teerath Das 1-9
2 SSTL I/O Standard based Simulation of Energy Efficient VCM on FPGA S. M. Mohaiminul Islam, Manvendra Janmaijaya, Tanesh Kumar, Md. Atiqur Rahman 10-19
3 Thermal Aware Energy Efficient RAM Design On FPGA Meenakshi Bansal, Neha Bansal, Lakshay Kalra 20-28
4 Thermal Aware Power Efficient Frame Buffer Design on Kintex-7 FPGA Atiqur Rahman 29-39
5 Energy Efficient Sustainable Communication System Design for Space Craft Operating in the Coldest Places of Solar System Shivani Sharma 40-47
6 Junction Temperature Aware Energy Efficient Router Design on FPGA Vandana Thind, Shivani Sharma, M H Minwer, D M Akbar Hussain 48-55

Vol.1 No.2: July 2015

Cover Page

Index
SNo Title Author Name Page No
1 Energy Power Efficient Vedic Multiplier Design on 28nm FPGA Using Vedic Formula ANURPYENA Arushi Aggarwal 1-6
2 Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity Shubham Gargrish, Bishwajeet Pandey 6-11
3 Sensor Network Based Automatically Opertable Barricades on Public Railway Crossing Shivani Madhok, Udita Jindal, Shriya Chauhan 12-17
4 HSTL Based Energy Efficient Vedic Multiplier Design on 28 nm FPGA Using Vedic Formula Adyamadyenantya Arushi Aggarwal 18-23
5 FPGA Based Low Power Router Design Using High Speed Transeceiver Logic IO Standard Vandana Thind, D M Akbar Hussain 24-30
6 LVCMOS and BLVDS Based Energy Efficient Counter Design on 28nm FPGA Devanshi Mahajan, Daizy Gupta 31-41
© Gyancity Research Labs 2016 | All Rights Reserved | A </DesignStack> Creation